Startup Careers

Be a part of our family by contributing to our portfolio companies’ innovation and success. Browse open positions below with Intel Capital portfolio companies.

Layout Engineer at VeriSilicon
Chengdu, CN

Layout Engineer



Design Mixed-Signal IP, RF IP and Foundation IP block layout supervised by project leaders and circuit engineers. ?

Work closely with CAD team to do parasitic extraction and physical verifications.

Generate and release tape-out kit. 



BS degree or higher in EE, Physics or related majors.  More than 2 years experiences in layout design.

Experience in P&R is preferred. 

Good knowledge on ESD, DFM, ERC, EM, IR and IC manufacturing process in deep sub-micron design.

Experience in Synopsys/Cadence/Mentor EDA tools, skillful in scripting languages (Perl, Tcl, Shell) is a plus. 

Open minded, self-motivated, good communication skills and team work spirit, fluent in English.


Please send your resume to our Human Resources Department.