Startup Careers

Be a part of our family by contributing to our portfolio companies’ innovation and success. Browse open positions below with Intel Capital portfolio companies.

CPU Verification Engineer - Senior at SiFive
San Mateo, CA, US
SiFive is the leading provider of market-ready processor core IP, development tools and silicon solutions based on the free and open RISC-V instruction set architecture. Led by a team of seasoned silicon executives and the RISC-V inventors, SiFive helps SoC designers reduce time-to-market and realize cost savings with customized, open-architecture processor cores, and democratizes access to optimized silicon by enabling system designers in all market verticals to build customized RISC-V based semiconductors.
 
 
RISC-V is a groundbreaking CPU instruction set and architecture, informed by decades of industry experience with various RISC processor designs. It's unencumbered with the necessity of backward compatibility. It presents a unique opportunity to base a processor design on sound engineering principles. In this role you will gain comprehensive daily hands-on exposure to this architecture. While several companies are pursuing RISC-V design, only SiFive is founded and actively managed by the inventors of RISC-V.  This is not an academic exercise; we have real customers and real silicon.
 
As an experienced processor verification engineer, you join our team as a technical leader who will envision, enable and execute on world class verification and validation of RISC-V microprocessor cores, sub-systems, IPs and SoCs. Starting from the SiFive roadmap and pipeline of products, you will get to make proactive plans to ensure we verify our products to high levels of quality. You will be a key player in executing these plans.
 
What will you work on when you join our team? By its design philosophy, RISC-V is highly configurable, and we have several different configurations in our design pipeline, with various combinations of supported instruction set and with various peripherals and bus interconnect architectures. Implementing design verification methodologies that can accommodate such variation is a challenging task, to be addressed in this role.

The challenge

    • Review and influence product definition and specifications from a verification perspective
    • Architect and design debug and verification hooks as needed
    • Select the best tools and methods for verification
    • Help to prioritize the verification work efforts
    • Brainstorm and drive solutions across disciplines to improve product quality and engineering productivity

What you bring to the challenge

    • A minimum of 3 years of recent experience with standard verification tools and methodologies (UVM, Verdi/DVE, Verilog, Makefiles, scripting languages, etc.)
    • Familiarity with and/or ability to learn languages and methodologies that are not part of the industry standard approach to verification (Scala, Chisel, etc.)
    • A conscientious and thorough approach to Design Verification
    • Solid understanding of processor and SoC architecture, or a strong desire and ability to learn same
    • A passion for verification as a long term career path
    • Good interpersonal skills to listen to diverse points of view and influence people from different disciplines
    • An unwavering commitment to product quality

Education

    • Master’s degree required with emphasis in Electrical Engineering, Computer architecture, or Computer Science
When you join our RISC-V design vitrification team at SiFive, you will enjoy working with brilliant leading architects, designers, validation and software engineers in a small, growing company committed to bring the new RISC-V computer architecture to many diverse markets with high quality. We want to do this with innovative design paradigms that radically improve the cost and time to market of hardware designs.